## Fig. 1A (Prior Art)




Fig. 1B





Fig. 2A

231

211






Fig. 3A





Fig. 3B

| D15         | D14 | D13 | D13 D12 D11 D10 D9 | D11 | D10        | D3 | 80 | D7 | 90 | D5 | <b>D</b> 4 | D3 | D2 | D1 | 8 |
|-------------|-----|-----|--------------------|-----|------------|----|----|----|----|----|------------|----|----|----|---|
| S<br>T<br>T | _   | B13 | B14 B13 B12        |     | B11 B10 B9 | B3 | B8 | B7 | B6 | B5 | B4         | B3 | B2 | B1 | 8 |

Fig. 3C



## Fig. 4

| DSL Link Pins | Cycle 1                      | Cycle 2             | Cycle 3     | Cycle 4     |
|---------------|------------------------------|---------------------|-------------|-------------|
| RxData[3:0]   | Control, 0,<br>RxClav,TxClav | RxSOC, RxAddr.[2:0] | RxData[7:4] | RxData[3:0] |
| TxData[3:0]   | Control, 0,<br>RxEnb,TxEnb   | TxSOC,TxAddr.[2:0]  | TxData[7:4] | TxData[3:0] |